



PATENT

I hereby certify that on the date specified below, this correspondence is being deposited with the United States Postal Service as first-class mail in an envelope addressed to Mail Stop Issue Fee, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

February 27, 2004
Date

Denise Sheridan
Denise Sheridan

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Appl. No. : 10/007,871

Confirmation No. : 8896

Applicants : Brian W. Huber et al.

Filed : November 13, 2001

Attorney Docket No.: 500125.02

Art Unit : 2818

Customer No. : 27,076

Examiner : Viet Q. Nguyen

Title : METHOD OF SCALING DIGITAL CIRCUITS AND CONTROLLING THE TIMING
RELATIONSHIP BETWEEN DIGITAL CIRCUITS

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Mail Stop Issue Fee
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

03/05/2004 BABRAHA1 00000017 10007871

01 FC:1806

180.00 DP

In accordance with 37 C.F.R. §§ 1.56 and 1.97 through 1.98, applicants wish to make known to the Patent and Trademark Office the references set forth on the attached form PTO-1449 (copies of the cited references, as required under 37 C.F.R. § 1.98, are enclosed). Although the aforesaid references are made known to the Patent and Trademark Office in compliance with applicants' duty to disclose all information they are aware of which is believed relevant to the examination of the above-identified application, applicants believe that their invention is patentable.

I hereby certify that no item set forth on the attached form PTO-1449 was cited in a communication from a foreign patent office in a counterpart foreign application or, to my knowledge, after making reasonable inquiry, was known to any individual designated in 37


C.F.R. § 1.56(c) more than three months prior to the filing of this Information Disclosure Statement.

Please acknowledge receipt of this Information Disclosure Statement and kindly make the cited references of record in the above-identified application.

A fee of \$180 is submitted in accordance with 37 C.F.R. § 1.97(d). The Commissioner is authorized to charge any other fees which may be required, or credit any overpayment to Deposit Account No. 50-1266. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

DORSEY & WHITNEY LLP



Edward W. Bulchis

Registration No. 26,847

EWB:dms

Enclosures:

- Postcard
- Check
- Fee Transmittal (+ copy)
- Copy of Information Disclosure Statement
- Form PTO-1449
- Cited References (7)

1420 Fifth Avenue, Suite 3400
Seattle, WA 98101
Telephone (206) 903-8800
Facsimile (206) 903-8820

h:\ip\documents\clients\micron technology\100\500125.02\500125.02 sids aftr allow.doc

FORM PTO-1449 (REV. 7-80)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY. DOCKET NO. 500125.02		APPLICATION NO. 10/007,871	
INFORMATION DISCLOSURE STATEMENT <i>(Use several sheets if necessary)</i>				APPLICANT(S) Brian W. Huber et al.			
				FILING DATE November 13, 2001		GROUP ART UNIT 2818	
U.S. PATENT DOCUMENTS							
		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	AA						
	AB						
	AC						
	AD						
FOREIGN PATENT DOCUMENTS							
		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION
							YES NO
	AE						
	AF						
OTHER PRIOR ART <i>(Including Author, Title, Date, Pertinent Pages, Etc.)</i>							
	AG	Chinnery, D.G. et al., "Achieving 550 MHz in an ASIC Methodology," Department of EECS, University of California at Berkeley, 2001, 6 pages.					
	AH	Friedman, Eby G., "Clock Distribution Networks in Synchronous Digital Integrated Circuits," Invited Paper, IEEE, Vol. 89, No. 5, May 2001, pp. 665-692.					
	AI	Friedman, Eby G. et al., "Design and Analysis of a Hierarchical Clock Distribution System for Synchronous Standard Cell/Macrocell VLSI," IEEE, Vol. SC-21, No. 2, April 1986, pp. 240-246.					
	AJ	IBM, "Method of Deskewing Data Pulses," IBM Technical Disclosure Bulletin, Vol. 28, No. 6, November 1985, pp. 2658-2659.					
	AK	Montanaro, James et al., "A 160-MHz, 32-b, 0.5- μ W CMOS RISC Microprocessor," IEEE, Vol. 31, No. 11, November 1996, pp. 1703-1714.					
	AL	Nomura, Masahiro et al., "A 300-MHz 16-b, 0.5- μ m BiCMOS Digital Signal Processor Core LSI," IEEE, Vol. 29, No. 3, March 1994, pp. 290-297.					
	AM	Tokumaru, Takeji et al., "Design of a 32-bit Microprocessor, TXI," IEEE, Vol. 24, No. 4, August 1989, pp. 938-944.					
EXAMINER				DATE CONSIDERED			
* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).							